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ABSTRACT 
Propagation delay· inaccuracies can occur when testing digital logic devices on 
Automatic Test Equipment {ATE). Different measured values are obtained depending 
on the measurement system used. Correlation becomes a problem when attempting to 
compare measurements obtained from a bench test set-up and an ATE, or between two 
different ATEs. The difference can result in errors as large as 100%. 
Background material is presented which describ~s the test methodology and the 
testing environment. This includes circuit descriptions of the bench test, ATE elec-
tronics and the Device Under Test (DUT). A simplified RC model is developed which 
represents the ATE/DUT interface .. It uses measured characteristics of the OUT (i.e., 
dynamic output resistance) and develops a model of the ATE pin electronics. 
A mathematical method is presented by which "correlation factors" can be calcu-
lated. These factors are applied to the measured propagation delay values to reduce 
the error between the bench and ATE data. The procedure was designed so that it can 
be incorporated into the ATE software. 
Device measurements are taken and the correlation factors are applied to the data. 
The propagation delay value was improved from an error of 50% to less than 2%. 
' J. I • ;'· ..... I -
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1. INTRODUCTION 
Propagation delay measurement inaccuracies can occur when testing _digital logic 
devices on Automatic Test Equipment (ATE). Altpough modern 'test equipment boasts 
pf subnanosecond timing accuracies, measurements can have errors as large as 100 per-
cent (2-5ns ). These relative timing accuracies yield excellent measurement repeatability 
but absolute measurements remain in error. If a device were tested on three different 
ATE systems, the result would be three different values for the same propagation delay 
measurement. Often these differences are significant and are due to the characteristics 
of the ATE being used. With older technology devices these differences could be 
neglected, but with newer technologies these differences are approaching the total pro-
pagation delay of the device. 
In general, the problem is most evident in SSI/MSI devices that have the fewest 
number of gate delays and therefore the shortest propagation delay. Testing devices 
that have propagation delays close to the specified limit may result in good devices 
being classified as failures. This leads to a correlation problem between the manuf ac-
turer and end user of the device. The problem is usually settled by a bench measure-
ment where all test conditions are under tight control. 
A. The Problem 
The propagation delay is affected by many parameters such as input voltage levels, 
input rise and fall time, bias on unused input pins and the output load. The 
manufacturer's data sheet states what each of these parameters should be during the 
measurement. Modern ATE does an excellent job of controlling these parameters 
2 
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except for one, the output load. This problem is not a fault of the ATE manufacturers 
because often the specified load is difficult to obtain even under laboratory conditions 
(bench test). Although the bench test can be used as a universal standard, it is both 
tedious and time consuming. A solution to this problem is needed for the following rea-
sons: 1) bench testing each device code is impractical; 2) the ATE is designed to be 
universal and has inherent parasitic elements; and 3) the device manufacturer's test 
requirements are established with regard to bench, not ATE measurements. 
One solution is to develop a method of translating the measurements obtained on 
the ATE to the equivalent values obtained under ideal laboratory conditions. In other 
words, there are two sets of data that are directly related (i.e., propagation delay of 
output pin number 1, · 2, 3, .. etc.) but obtained using different methods (ATE vs 
Bench or ATE-A vs ATE-B). One way of eq11ating them is by generating a set of 
numbers that can be added to or subtracted from one set of data to obtain the other. 
This set of n um hers is defined as correlation factors. Two correlation methods 
presently being used are described below. 
1. Direct Subtraction - In this method a sample of devices is measured on the bench 
and on the ATE. The differences between the two measurernen ts are used by the 
ATE test program to add to or subtract from the actual measured value. 
2. Golden Unit - In this method a sample of devices is measured on the bench, 
"Correlation Factors" are obtained and inserted into the ATE test program. Each 
time the test is run on the ATE, the golden devices are tested. These measure-
ments are compared with the stored correlation factors and an algorithm gen-
n 
3 
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er ates numbers that are used by the ATE program to correct the measured value. 
Both methods above are undesirable because they rely on bench measurements. 
~ 
They also do not account for parametric shifts from one device lot to another. Since 
the bench units do not change, the correlation factors have errors when testing a new 
lot of devices. The Direct Subtraction method is the most inaccurate because it does 
not account for any drift of the ATE measurement system~ The Golden Unit method 
requires that the same Golden Units are measured before every testing session. This 
makes the test program difficult to transport and duplicate on another ATE, and a 
damaged Golden device would require additional bench testing. Therefore, these 
methods are inadequate. 
B. Goals 
Before developing a new approach, I first established several goals. 
1. Avoid using bench measurements. 
2. Do not use Golden Units. 
3. The test program should be transportable. 
4. The correlation factors should be based on measurements taken from each device 
,, , .• ~A 
or sample of devices from each lot. 
5. Options: 
a. The test program and correlation factor generation would be totally self con-
tained: No external (outside the ATE env·ironment) software or hardware 
would be needed. 
4 
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b. Approximations used to obtain correlation factors are kept to a minim um. 
This approach uses an external circuit simulation program with exact 
models of the device under test (DUT) and the pin electronics card (PEC) of 
the ATE. This would allow cause and effect analysis to be done quickly and 
easily. 
C. Solution: 
My proposal shows two possible methods of obtaining correlation factors to be used 
by the ATE program ~o improve propagation de.lay measurement accuracy. They both 
use circuit information about the input characteristics of the PEC and circuit diagrams 
of the D·UT. 
1. Network Analysis: Correlation factors can be calculated by first simplifying the 
network to obtain equivalent models of the OUT and PEC. Then using network 
. I 
analysis techniques, formulas are developed representing the c.ircuit characteris-
tics. Parametric data obtain·ed from device measurements are used in the formula 
to obtain the correlation factors. 
2. Computer Circuit Simulation (i.e., SPICE): Using computer simulation of the net-
work (DUT and PEC), input and output characteristics can be generated that 
model the data obtained from ATE testing of the device. This requires an accu-
rate :circuit description of the DUT and the PEC. The correlation factors could 
then be obtained by changing the computer model to represent the ideal load con-
ditions ( manufacturer's specification). 
5 
As an alternative, a partial network description could be used. The minimum 
requirement would be an equivalent circuit model of the output of the DUT and 
the eq~ivalent circuit model of the input of the PEC. A different set of correla-
tion factors would be obtained from this computer simulation. 
2. AC TESTING 
A. General 
For propagation delay measurements, the device manufactu·rer's data sheet specifies 
the load circuit (Figure 1) and characteristics of the input waveform applied to the 
I 
·, 
DUT (Figure 2). This includes input low· voltage (VIL), input high voltage (VIH), 
minim urn pulse width ( tpw) and threshold voltage (Vth). The threshold voltage is the 
\ 
point on the input and output waveform at which the propagation delay is measured 
(Figure 2). Inaccurate timing measurements will result if any of the~ conditions are 
changed. 
There is also another voltage I call the 1ffevice threshold voltage (Vthd). It is the 
point at which the device senses a change on its input and begins to react. This thres-
hold is usually different than Vth specified by the device manufacturer. Ythd may be 
above or below Yth, but for this example I chose Ythd to be less than Yth· 
~ Figure 2(a) shows how the propagation delay is measured with an input having zero 
rise time. In reality, the input waveform has a finite rise time as shown in Figure 2(b). 
The effects of Ythd can now be seen. Since the device does not react until the input 
reaches Vthd, the output waveform is delayed by a certain amount, shown as (1) in 
6 
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Figure 2(b ). Although the input signal is now· propagating t.hrough the device, the pro-
pagation delay measurement does Iiot start until the input reaches Yth· The measured 
propagation delay {tpda.) is less than the original propagation delay (tpd) by an amount 
shown as (2) in Figure 2{b) and: 
In this example, I now apply a capacitive load to the output of the device. Figure 
2(c) shows two things happening: first, the output is delayed further as the output 
driver of the device starts charging the load capacitor. This delay is shown as (3). 0The 
second delay is due to the effect of the load on the output rise time. The output takes 
longer to reach the threshold voltage and results in an additional delay shown as ( 4) in 
Figure 2( c ). Therefore, to obtain t.he original propagation delay, the following equation 
applies. ·~· 
tpd = tpdc + {2) - (3) - ( 4) 
In general, the propagation delay specified by the device manufacturer is tpda (bench 
test), not the tpd shown in Figure 2; and tpdc is the value obtained from the ATE. The 
value of Vthd varies from manufacturer to manufacturer and the effects of Vthd on pro-
pagation delay are small and can be ignored. However, the effects of device loading can 
' ~ 
be significant and are a major source of errors in device testing. 
B. Bench Measurements(! 
Figure 3 shows how the manufacturer's test conditions can be duplicated on a bench 
7 
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fixture for an LSTTL device. High quality test equipment should be used including 
high impedance test probes. {For testing ECL devices these probes would be replaced 
• r; 
by 5011 coaxial cable). The printed circuit (PC) board must keep lines as short as -possi-
ble to minimize stray capacitance. (For a 500 system, lines must be of equal length and 
the PC board must represent a 500 transmission line). 
The propagation delay is then measured manually using an oscilloscope. Care must 
. be taken to: 1) include the probe capacitance in the DUT load_ calculation and 2) meas-
ure the time between the input and output waveforms at the proper threshold voltage. 
C. ATE Measurements 
Modern ATE manufacturers attempt to emulate the I.C. manufacturers' data sheet 
specification for the DUT load circuit. But the load is different due to long wiring 
lengths, series resistance, open relays, printed circuit board stray capacitance and 
inductance. This results in a complex load impedance on the OUT output that is a 
major cause of measurement errors especially at high frequencies ( > 1 MHz). 
~A--d-ia-g-ram of a typical ATEfBBT interface (ATE test head) and its electrical 
equivalent is shown in Figure 4. The electrical model changes slightly as relays of the 
circuit are opened or closed, and the PEC is programmed by the ATE to be in the 
correct mode (Input, Output or Tri-state) for the test being performed. 
The electrical equivalent of the ATE test head can be complex but many of the com-
ponents are so small they can be neglected. In the pa.st, the entire circuit wa.s modeled 
a.s a sin,gle lumped capacitance. This model may be acceptable for older_ technology 
8 
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devices, but with the new advanced devices (ALS, AS, HCT, etc.) a more accurate 
model may be needed. 
The ATE uses 500 transmission lines for the signal path to and from the OUT. 
These transmission lines are transparent to the ATE and DUT if all the lines are ter-
minated with 500. This works well for the ECL family of devices, since the device pro-
vides the required 500 terminations on the input and output. But, other logic device 
families {i.e., TTL, FAST, HCT, etc.) have high input impedance and low output 
impedance (typically 30 to 120 ohms). 
Signal integrity is maintained at the input of the DUT because of the high input 
impedance of the device. During the propagation delay test, the ATE attaches two 
lines to the input of the DUT (force and sense lines). The 500 force line sends the pulse 
to the OUT and it returns to the PEC through the 500 terminated sense line. The 
effect of the DUT on the pulse is negligible for two reasons: 1) the force line drivers are 
designed to drive transmission lines and can absorb reflections that take place and 2) 
the signal path remains matched because the force and sense lines are both terminated 
with 500. 
Signal integrity is not maintained at the output of the DUT if the output impedance 
does not match the ATE transmission line. In addition, when the ATE software config-
ures a PEC as an output, parasitic elements are added to the DUT output (i.e., active 
load circuitry). The DUT output loading problem can be summarized by the following: 
· 1. Typically, logic deY.ices are not transmission line drivers. They were designed to 
drive short, high impedance lines. 
9 
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2. Because of the impedance mismatch, the transmission line is no longer tran-
sparent and parasitic circuit elements are added to the output. 
3. 4~ctive load circuits on the PEC, not present on the input pin, add significant 
loading on the DUT output. 
The ATE model will be discussed later, but it is the interaction of this ATE load 
and the out1put impedance of the DUT that causes additional propagation delay errors. 
In order to analyze this problem, it ·is first necessary to determine the output 
impedance of the DUT. 
9. DUT OUTPUT IMPEDANCE 
In general, most logic circuits contain an output buff er/ driver circuit that acts as 
isolation ·for the logic circuitry and increases the output drive capabilities. Typically, 
this circuit is configured in a "totem pole" style, where it has "pull-up" and "pull-down" 
circuitry. This switches the output between the high and low voltage state. 
Through a detailed circuit an_alysis of the buffer/driver, it can be shown that the 
output can be represented by a Thevenin equivalent voltage and resistance. The figure 
below shows this simplified circuit. 
Rth 
Yth Vo 
Since the "pull-up" and "pull-down" circuitry are different, there would be two Theve-
10 
nin circuits depending on the state of the output. 
As an example of this, let's look at an equivalent circuit of a TTL output driver. 
Figure 5(a) shows the "totem pole" style output, where Q1 is the "pull-up" transistor 
and Q2 is the "pull-down" transistor. 
During the pull-down state Q1 is off and Q2 is on (Figure 5(b )). Using the small sig-
nal equivalent model of the transistor, Figure 6(a) shows that Rth = r0 and Vth = r0 X 
(IL - gm v1). When the output is in the pull-up state, Q1 is ·on and Q2 is off (Figure 
5(c)). The Thevenin equivalent model of the output is Rth = (r,r + R1) I I {r0 + R2) and 
It must be noted that the small signal equivalent circuit of the transistor is being 
used because during the transition {high-to-low, or low-to-high) the transistor is in the 
normal active mode. When the static DC measurements are made, the output transis-, 
tors are in the saturated mode of operation and a different transistor model would be 
needed to represent this condition. Therefore, the output resistance is a dynamic one 
that is different than the static DC resistance ( where RoL = V oL/IoL and Roff = 
' 
VoH/IoH). Throughout this paper I shall refer to the dynamic output resistance as r0 . 
4. THE IDEAL DUT LOAD 
.. 
4, 
The ideal OUT load is that specified by the device manufacturer's data sheet and is 
used when making bench measurements. By examining the load circuits of several dif-
ferent technologies {Figure 1), the OUT is generally loaded with a ca~acitor (CL) and a 
resistor (RL). The resistor is used to develop the proper DC amplitude level and has 
11 
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negligible effect on the dynamic response. Therefore, it can be ignored for this analysis. 
Many device manufactures show typical performance curves. One such curve is 
shown in Figure 7[ll which is the propagation delay ( tpd) vs load capacitance (CL). It is 
assumed that these curves are straight lines and the formula shown below can be used 
to represent them. 
~ Where, 
tpd(O) = Logic delay + Buff er /Driver (unloaded) 
~tpd/ ~CL= Slope of the line 
The slope of these curves (~tpd/ ~CL) has units of ohms. This resistance is propor-
tional to the dynamic output resistance r0 . The equation used to find resistance has the 
form shown below. The proportionality constant (K0 ) will be defined later. 
(1) 
The no load propagation delay ( tpd(O)) has two values because the high-to-low circuitry 
produces a different propaga.tion delay than the low-to-high circuitry. 
tpd(O) = Logic delay + Buffer /Driver (high-to-low) 
t~d(O) == (Logic delay)' + Buffer /Driver (low-to-high) 
Next, I will show that the propagation delay due to the capacitive load circuit can 
be represented by an RC low-pass filter where R is the dynamic resistance r0 . I will also 
12 
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show that the slope of the tpd vs CL curve can be used to calculate r0 • The propor-
tionality constant, K0 , will also be determined. This calculation is important in the 
determination of the correlation factors. 
5. RC NETWORK 
A simplified diagram of the DUT driver and load circuit is shown below. 
- -
- -
It is represented by a forcing voltage {Yr), a series resistor (r0 ) and load capacitor (CL). 
The overall output response (Ve) will be the sum of the forced response (Yr) and the 
natural response of the network. This series RC network can be analyzed using Laplace 
Transforms. 
A. Unit Step Input R 
1. The input voltage (Vr) is a unit step input (U( t )). 
l(S) R r.--"VV\,---------0 
1 
SC. 
13 
Yc(O) 
s 
Vt(t) 
Vo.._ ____ ........... __ __ 
__,. _________ t 
Transforming the circuit: 
Vc(S) 
where, Ve (0) = initial charge on the capacitor. 
2. Usin·g Kirchhoff's Current Law (KCL): 
. "" 
IR (S) + le (S) = 0 
Ve (S) ; Yr (S) + SC Ye (S) _ Ye
5
(o) = O 
Ye (S) = Vr~S) + CVe (0) 
t>, 
/\ 
' R 
I+ RCS 
V (S) = Yr (S) + RCVe (0) 
c (1 + RCS) (2) 
3. Substituting the forcing function: 
And transforming it: 
Vo 
Vr(S) = S 
V (S) = Yo/S + RC Ye (0) = V0 + RCS Ye (0) 
c (1 + RCS) .·· S{I + RCS) . 
Ve (S) = S(t :ics) + ~~ v~b~ (3) 
4. After some mathematics and taking the inverse transform we obtain: 
Ye (t) = V-0 (1 - e-t/RC) U (t) + Ve (0) e-t/Rf U (t) (4) 
r "'" 
14 
B. Proportionality Constant, K0 , of the Unit Step Input 
The proportionality constant is defined as a ratio of the input to the output voltage. 
In other ,vords, K0 proportions the RC time constant value to represent the time delay 
from a specified point on the output. 
•" To show this, I will now define the propagation delay (tpd) as the time it takes the 
output waveform to reach· the midpoint (50%) of its final value from the midpoint of 
the input waveform. To simplify the calculation, all initial conditions are zero (Ve (0) = 
0). Equation ( 4) now has the following form. 0 
Ve (t) = Vo (1 - e-t/RC) 
Solving for the propagation delay ( tpd) results in the following. 
tpd = -RC In (1 - Ve (t)/V0 ) 
Where 1 K = -In (1-Ye (t)/V0 ) 
0 
Substituting the following into the propagation delay equation above, 
then: 
Ye (t) = 0.5V0 , 
tpd = 0.693 RC 
and since tpd = RC/K0 
K0 = 1.443 
The value of tpd represents the time it takes for the output voltage to rise to 50% of its 
final value with an input step voltage. 
15 
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If we assume that R remains constant, then for a change in capacitance (~C) there 
is a corresponding change in the propagation delay ( ~ tpd), Solving for R, we obtain a 
solution very similar to equation (1), where K0 = 1.443. 
~tpd 
R = 1.443 ~C 
This resistance is the dynamic output resistance (r0 ) of the DUT Which represents 
the slope of the tpd vs CL curve of the device. 
The above formula has one flaw because it represents the response of the network to 
an input signal with zero rise time. In a real situation, an input waveform has a finite 
rise time as shown in Figure 2 and the above formula changes. 
C. RAMP Input 
1. The input voltage {Yr) is a Ramp function. The analysis is performed as before 
starting with equation (2). 
y (S) = Yr (S) + RCYc (0) 
c (1 + RCS) (2) 
The Ramp forcing function is: 
16 
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·1 · 
I·. 
···,,, 
V 
Vr(t) = To t U (t) 
0 
,, 
This transforms in to: 
Yo 1 
Vr(5) = T 52 
0 
2. Substjtuting Yr (S) into equation (2): 
Vo 1 ( ) To 52 + RC Ve 0 
(1 + RCS) Ve (S) = 
1 RC Vc(O) 
S2 (1 + RCS) + 1 -f RCS (5) 
3. Taking the inverse transform we obtain: 
V - V 
Ve (t) = 0 t U (t) + To RC (e-t/RC_ l) U (t) + Ve (0) e-t/RC U (t) (7) To o 
This formula represents the output voltage response of the RC network to a Ramp 
input voltage. 
D. Complete Response of·the RC Network 
Yt(I) 
To t 
' 1111" 
I 
I II •:'..' 
17 
\ 
, 
The above waveform represents a more realistic input signal applied to a OUT. It is 
a low-to-high transition forcing function with a finite rise time and levels off at time 
T0 . To analy·ze the output response, the input must be divided into two parts. 
1. For O < t < T 0 (Region I) th·e response would be the ramp function and equation 
(7) applies. 
V V 
Ve (t) = To t U (t) + To RC (e-t/RC_ l) U (t) + Ve (0) e-t/RC U (t) (7) 
0 0 
2. For t > T0 (Region II) the response would be the unit step function, equation (4), 
with initial conditions (Ve (0)) being the value o( equation (7) at t = TO ( end of 
Region I). 
Ve (t) = V0 (1-e-t/RC) U (t) + Ve (0) e-t/RC U (t) (4) 
where, 
E. Proportionali·ty Constant, K0 , of the Complete Response 
Solving the above equations to find K0 , a.s we did with the unit step input, would be 
a non-trivial task. Let's examine the unit step input equation again. After making the 
assumptions about how the propagation delay is measured and normalizing the equa-
tion we obtained the following. 
18 
tpd = 0.693RC 
where 
1 K0 = = 1.443 0.693 
The value of K0 remains constant regardless Qf R or C. Therefore, if we normalize 
further by letting R=lO and C=lF, then the proportionality constant is obtained 
directly. 
(8) 
Where tpd has units of seconds and K 0 is dimensionless. 
Nfaking the same assumptions for the complete response as we did for the unit step 
response, the following equations are obtained (letting tpd=t ). 
Region I: Ramp Input ; 
Ve (t) = 
(0.5) T0 + 1 = t + e-t (9) 
Region II: Unit Step Input 
where Ye (0) = Ye of Region I, when t = T 0 • 
19 
= 1 + 1 (e-To_l) 
To 
Ve (t) = 1-e-t + 
1 -t + -t + 1 ( -To 1) -t 
-e e r e - e 
(0.5- l)T0 
(e-To.=1) 
0 
-t e 
I~ (10) 
In order to find the propagation delay ( tpd), it must be determined/ at what time the 
output voltage reaches the threshold voltage of 0.5V0 . If this point is less than T 0 then 
equation (9) should be used, otherwise use equation (10). To solve equation (9) for tpd, 
an iteration technique must be used (i.e., Newton-Raphson Algorithm).[21 
It must be noted at this point that the desired propagation delay is the difference 
between the forcing function (tpdl) and the complete response (tpd2) shown below, and 
the value K0 is found: 
,,J' 
Vt(t) 
O.SVo Vc(t) 
___ _._ ____________ ~ t 
tpd1 tpd2 
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The T 0 value co~es from the rise time of the forcing function. In real measurements 
the rise time is defined as the time between the 10% and 90% value of the waveform. 
The diagram below shows this definition graphically. 
Vo---0.9Vo 
V1(t) 1;, 
- ..... - - ~--------
0.1 Yo-~ 
-,fll+-_
_
 _....,~-------~t To 
lie- t, 
The equation of the ramp is: 
,, 
In terms of the rise time (tr): 
V 
t:,,.V= 0 ~t To 
tr 
To= 0.8 
.. 
\', . 
., . 
.... ,., __ 
(11) 
. {12) 
A short computer program was written to find the proportionality constant for vari-
ous values of rise time using equations {8), (9), (10), (11) and (12). These values are 
shown in Table 1. 
j 
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F. RC Network Summary 
Several generalizations can be made about the preceding analysis. 
1. The additional propagation delay due to the interaction of the DUT's output 
resistance and the ideal load can be modeled using a series RC circuit. 
v, Vc(t) 
I 
The equation for the output Yc(t) depends on the forcing function Yr (t). 
·:-> 2. This model requires an accurate value for the dynamic resistance (r0 ). This resis-
tance is obtained from two measurements of the OUT. 
a. The output rise time (tr) of the unloaded OUT, used to find K0 • 
b. The change in propagation delay (~tpd) due to a change in load capacitance 
(~CL), used to find r0 • 
3. The calculation of K0 is difficult using the formulas obtained from the complete 
response to a ramp input. A method to implement this in a test program would 
be to create a table of K0 values for various tr (similar to Table 1) and interpolate 
for values in-between. 
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4. For long rise times of the DUT, the r0 formula simplifies to the following: 
Using the above equation for tr > 5 RC would result in an error of less than 1 %. 
5. The desired propagation delay is the difference between the time delay of the 
input signal (tpdt) and the output waveform (tpd2) at the threshold voltage. To 
find this sol~tion mathematically, one would have to find tpdl using the ramp 
equation (11) and then solve equation (9) or (10) for the appropriate tpd 2 value. I 
An alternate solution is to use a SPICE simulation. This was done to verify the 
equations and to examine the output waveforms. The RC circuit shown below was used 
for this simulation. 
R 
10 + 
( 
V1 1F C V2 
I 
I. 
Figures 8 and 9 show the input and output response for input rise times of 0.1 and 
15, respectively. Note that for long rise times (i.e.,· 15, shown in Figure 9) the output 
"follows" the input ancf the propagation dela.y is Rx C =, 1 second. 
23 
r. 
6. ATE LOADING 
Figure 4 shows a complicated model of the ATE circuitry. It is desired to simplify 
this circuit, but a simplified model for the PEC of the ATE is difficult to obtain. Three 
possib.le methods are: 1) Obtain a high frequency model of the input characteristics of 
the PEC. High frequency test equipment could be used to obtain S-pararneter data 
which would lead to an electrical equivalent circuit.131 2) The ATE manufacturers 
, c__ . -
,J 
may be a source, since they may have performed detailed analysis of their own 
PEC.[41 3) Empirical techniques may be used that model a close approximation of the 
PEC. This model could be modified after accumulation of test data and modeling on 
SPICE. 
f'· .. 
_, 
The sketch below shows a reasonable approximation for the PEC rnodel.13,41 The 
fundamental elements one would expect to find are: series resistance (i.e., contact resis-
tance), wiring inductance and parasitic capacitance. 
Rp Lp 
-
This will _be my proposed equivalent circuit for the ATE PEC. 
7. APPLYING CORRELATION FACTORS 
The propagation delay measurement has been described and sources of errors have 
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been discussed in general terms. Now let's look at how a correlation factor may be 
applied to the actual measurements of the propagation delay. 
Shown below is a block diagram of a typical logic device. It includes a logic block 
which represents the logic function of the gate and an output Buffer /Driver section. 
OUT r---~--~---, 
I BUFFER/ DRIVER I 
, 
a--~-' ---. LOGIC >----I ------....... -0 I I I I 
1 
L ___ -f--_J _L_o_Ao ... ZL 
1 
I I -= I I• tpd1~~--1~•~~-tpd2~~~-~1 
The total propagation delay ( tpd) is the sum of a fixed delay due to the logic circuit 
(tpdl) and the interaction of the Buffer/Driver output resistance (r0 ) with the output 
load impedance (ZL)· 
The output propagation delay (tpd2) can be further subdivided into the inherent 
delay of the Buff er /Driver circuit ( tpd2a), the effects of the data sheet load ( tpd2b) and 
the parasitic lo.ad ( tpd2c). The ref ore, 
For a no load condition, only the Buffer /Driver circuit delay would be present. 
tpd2 = tpd2a Limit ( tpd2) 
ZL-+ 0 
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For the condition of large parasitic elements: 
tpd2 ~ tpd2c Limit { tpd2) 
ZL-+ large 
The figure below shows a graphical representation of this, where t 1 is the propaga-
tion delay of the logic gate and the unloaded output Buffer/Driver circuit. 
1pd 
' . 
Output Load (ZL) 
The effect can also be shown using a timing diagram. 
0 
I• t4 •I V ,. I ts ., 
I •I lcorr , .. 
~ 
--r: 1i ~ J-
t 0 to t1 t2 t3 
Where, 
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0 = 
-
-
t') = 
Signal applied to the DUT input 
Logic delay time 
Logic delay + Buff er /Driver (unloaded) 
Logic delay + Buff er /Driver + Ideal load 
Logic delay + Buffer /Driver + Ideal load + Parasitic load 
"' 
-
-
Ideal propagation delay obtained from beach measurements 
Propagation delay obtained from the ATE measurements 
The correlation factor ( tcorr) is: 
l,, This is the correlation factor that could be obtained by modeling the entire OUT 
and PEC circuitry. 
Another way to obtain the correlation factor is to model only the output 
Buffer /Driver circuit and the equivalent input impedance of the PEC. Time would 
start at the t 0 point and the correlation factor is shown below. 
The above correlation f actori(6~fcl be the simplest approach to use since it has the 
least amount of circuitry to model. Another advantage is that the equivalent circuit of 
the entire logic gate sometimes is not available, but the output circuitry and its charac-
teristics usually are. 
8. EXPERIM:ENTAL DATA 
This section will present propagation delay me~urements, which include bench and 
ATE measurements and a SPICE simulation. The purpose is to show the magnit~de of 
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------------------ - --------------
------- --------- ---------------- --
---------~--- ----------- - - - --- - - - - --- ----
\ 
0 - Signal appli~d to the OUT input 
-
to - Logic delay)t'Ime -
t1 - Logic delay + Buffer /Driver ( unloaded) -
t() - Logic delay + Buffer /Driver + Ideal load -
"" 
t3 - Logic dela:y + Buffet/Driver + Ideal load + Parasitic load -
t 
t2 - Ideal propagation delay obtained from beach measurements -
t3 - Propagation delay obtained from the ATE measurements 
The correlation factor ( tcorr) is: 
· This is the correlation factor that could be obtained by modeling the entire OUT 
and PEC circuitry. 
Another way to obtain the correlation factor is to model only the output 
Buffer /Driver circuit and the equivalent input impedance of the PEC. Time would 
start at the t 0 point and the correlation (actor is shown below. 
The above correlation factor would be the simplest approach to use since it has the 
least amount of circuitry to model. Another advantage is that the equivalent circuit of 
the entire logic gate sometimes is not available, but the output circuitry and its charac-
teristics usu ally are. 
B. EXPERIMENTAL DATA 
This section will present propagation delay measurements, which include bench and 
ATE measurements and a SPICE simulation. The purpose is to show the magnitude of 
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the problem and verify that the correct models are used for the OUT and PEC. The 
following steps were taken in the experiment . 
1. Select a device. 
2. J\feasure the device on the bench and two ATE systems. 
3. Define the characteristics of each test method (i.e., input rise time, fall time, 
period, etc.). , 
4. Simulate, using Spice, the total DUT model with the ideal load and compare it 
with the bench measurements. This will verify that the correct DUT model is 
being used. 
5. Simulate (SPICE) the simplified models with: 
a. Bench Medel - RC circuit 
b. PEC Model - RLC circuit 
This will use the model of the DUT output circuit and require the measured value 
of the output resistance ( r 0 ). 
A. Devi'ce Selecti'on 
The 74LS27 was chosen for the experiment. This is a triple 3-input positf~e NOR 
gate. Figure· 10 shows the device's pin configuration and logic. diagram connections. It 
also shows the biasing that was applied during the bench and ATE measurements of the 
~ 
propagation delay. The equivalent circuit schematic of one gate is shown in Figure 
11.151 This circuit, with slight modifications, was used for SPICE simulations. 
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B. Bench and ATE Measurements 
Propagation delay measurements of six 74LS27 devices were taken on a bench fix-
ture and two ATEs (ATE-A, ATE-B). The results of the measurements, ar __ e/shown in 
\ 
Table 2. The propagation delay was then plotted for each device and is shown in Figure 
12. It shows that for each test method, the data "tracks" the relative magnitude of the 
devices' propagation delay, but the absolute measurement remains in error. The propa-
gation delay errors represent the percent difference between- the bench measurement 
and the ATE raw data. They range from an error of 11% to 50% and are due to a com-
bination of factors that will be discussed in the next section. 
C. Test Characteri·sti'cs 
As mentioned in the introduction, the propagation delay is influenced by a number 
of factors (i.e., tr, tr, Va, VIH, IoL, etc.), most of which are controlled by the ATE. 
Table 3 shows the measured characteristics of each of the test methods used. Of all 
these factors, it was found through device measurements, that the most significant 
effects on propagation delay were due to the input rise and fall time and the OUT load 
circuit. 
The simplified DUT load circuits are shown in Figure 13. The bench measurements 
.,;,o: 
used the load specified by the manufacturer (Figure 1: RL = 2k, CL = 15 pF). The 
'ATE models are generally given as a lumped capacitance (Cp). The load of ATE-A con-
sists of the diode network and the parasitic capacitance of the ATE. This capacitance 
was estimated to be 50 pF by test set engineers.161 The OUT load circuit of ATE-B 
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consisted of the parasitic capacitance of the ATE and an active load (IoL = 8 mA, IoH 
= 0.4 mA). This capacitance was estimated to be in the range of 40 to 60 pF by the 
test s e t m an u fact u re r. 
D. SPICE Simulation 
A circuit simulation was performed using the circuit of Figure 11 and the ideal <f 
(bench) load circuit (Figure 1( a)). Table 4 shows the results from SPICE and uses an 
average value of the six rneasu\.ed devices as comparison. 
This method proved to be least desirable, since characteristics which are specific to 
each device are difficult to model and a cliff eren t model would be needed for every dev-
ice. Typical or average measurements were used for comparison purposes, because only 
a single value was obtained from the SPICE simulation. 
Two other simulations of the DUT/PEC interface were done using the simplified RC 
model and the RLC circuit model (L = 15nH).[31 Using the characteristics of each test 
method (Table 3), no significant propagation delay differences were found between the 
two models. As a result, the RC model was used for correlation factor calculation. 
E. Retest 
The six devices were then retested varying the load capacitance. The bench test 
also varied the input rise time. The data for device # 1 are shown on Tables 5, 6 and 7 
for the bench, ATE-A and ATE-B respectively. A linear regression technique .was used 
to obtain a slope and intercept of the data. The straight line correlation of the data 
was very good, with better than 99% correlation in all cases. This data was then plot-
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ted for all the devices and, as an example, the data for device # 1 is plotted in Figure 
14. Each device plot showed several interesting characteristics: 
1) The slope of the lines represents the value of r O directly, since the unloaded output 
rise time (Table 5(b )) is greater than 15ns and therefore K0 = 1 (Table 1 ). 
2) The slope of the ATE-A data is significantly different from that of the bench or 
ATE-B. This was unexpected, since r O is a characteristic of the device and should 
be constant. 
3) Three distinctly different intercept points were obtained for each device tested. 
The intercept point (t 1) was discussed in Section 5 and is the propagation delay 
with no external capacitance (CL=O). It represents the inherent propagation delay 
of the logic gate and should be constant for each device und~f these test conditions. 
9. DISCUSSION 
The results show that each test method yields different slopes and intercept points. 
Under ideal conditions the ATE data would overlay the bench data. I propose that a 
reason for these differences is because the ATE data has undergone two shifts: one, due 
to series resistance and another due to parallel capacitance. 
Figure 15{a) shows the circuit model of the PEC. The ATE has introduced two 
additional components to the simple RC circuit model: a series resistance (Rs) and a 
parallel capacitance (Cp). 
The effects of these two components are 1shown separately in Figures 15(b) and 15(c). 
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The slope of the line increases as Rs increases, and as Cp increases the line is shifted up 
but remains parallel with the original line. 
A. ATE-A 
Figure 16 shows the explanation of the data obtained from ATE-A with both Rs and 
CP present. First, the slope is increased by Rs then the entire line is moved up by CP. 
The point t 3 represents the ATE propagation delay obtained under normal conditions 
(no external capacitance added, CL + 0). The point ti represents the point where CP is 
zero (the inherent propagation delay of the DUT). Working. backwards, the value of CP 
can be determined from the straight line equation of the ATE-A data and the intersec-
tion of t 1 (obtained from the bench test). The value of Rs can be obtained by subtract-
,·~" C 
ing the slopes of the ATE-A data and bench data. 
The correlation factor is obtained by subtracting t 2 from t3. The point t2 is the pro-
pagation delay with the value or,capacitance specified by the data sheet (C(spec.)). 
Since it is undesirable to measure all the devices on the bench, t2 is unknown. But this 
point can be calculated once Cp and R8 are determined using the following equations. 
l I 
f 
t3 = Rout X Cout = (RA) X (Cp) 
t2 ='" Rout X C(spec) = r0 X C(spec) 
= (RA - Rs) X C(Spec) 
tcorr = RAX CP - (RA - Rs) X C(spec). 
) 
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B. Sample Calculation 
The following procedure was used to find the correlation factor for device # 1, which 
was tested on ATE-A. 
Given: C (spec) - 15pF 
tr (input) - 5ns (Table 3) 
-
tr (output, unloaded) - 21.Sns (Table 5) 
-
Therefore: Ko - 1.0 (Table 1) -
r-
\ 
Measure men ts: cp 11. 97pF (Table _6) / - ( -RA - 133.4 n (Table 6) - ' ) 
'--' 
62 0 (Table 5) <,. ro --
Rs - 11.4 n 
Formula: = RA X CP - (RA-Rs) X C(spec) 
133.4 X ll.97pF - (133.4 - 71.4) X 15pF 
= 0.667ns 
The corrected propagation delay { t~LH) is the ATE measured value min us tcorr· 
' tPLH = 9.38ns - 0.667ns == 8.7lns 
This value has an error of only -0.50% from the bench data. 
10. CORRELATION FACTORS APPLIED 
The above calculation was performed oi;i· the rest of the devices for both ATE-A and 
ATE-B. Table 8 shows the correlation factors for each device and the percent error of 
' 
the uncorrected and corrected data. The error has decreased from a maximum of 
50.3% to 1.78%. 
33 
' ' J 
\ ' 
A. Final Note 
It wa.s found that the first calculation of the correlation data was much worse than 
the results shown on Table 8. This wa.s due to the results of the linear regression tech-
nique used on the test data (Tables 5, 6 and 7). Correlation factors were significantly 
improved if only data points near C(_spec) and the origin were used. This was done for 
several reasons: 
I. The bench data showed that tpLff(CL) decreased with decreasing CL, where 
tp1H(8pF) was the la.st measured point. It was expected that the tp18(o) point 
would be less than the tPLH(8pF) point, but the straight line equation (using all 
the data points) predicted tPLH(O) was greater than tPLH(SpF). 
2. The r O values were inconsistent with the test data. The propagation delay of dev-
ice #3 increased above the other devices (Figure 12). This suggests that r0 for 
device #3 should be greater than the rest, but the result was lower when all the 
data points were used. 
3. There were inconsistent values for Cp. This value varied widely using all the data 
points, while it was expected to be constant (a characteristic of the test set). 
4. SPICE simulation did not agree with the data points. 
As a result, fewer points were used in the linear regression calculation. It was kept 
to 3 or 4 points near the origin and the data sheet, load of 15pF. This error can be 
corrected in future measurements by using small values of capacitance. 
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11. CONCLUSIONS 
This report presents a method which results in improved propagation delay accu .. 
racy. It uses a simple RC network representation of the test environment, it is based 
on device characteristics, and can be implemented using ATE software. 
As the project progressed, less emphasis wa.c, placed on the computer aided design 
/ \ ' (SPICE). Although it provided a he~ful guide and verification tool in the circuit . I I 
\ 
analysis, it proved to be less desiriihle 1• in obtaining correlation factors for several rea-
sons; 
1. It is external to the ATE environment. 
2. Detailed device parameters would have to be obtained for more accu-
rate results . 
. 3. Complete circuit diagrams of the DUT are usually not available. 
There is definitely a need for additional study in this are1a. This· report only dis-
cussed the tPLH measurement, but the theory can easily be applied to all timing meas-
urements. It can also be used for other device technologies (i.e., CMOS, HCT, ALS, 
:~ 
etc.) having the totem pole output structure. 
This correlation method has not yet been implemented using ATE software, but a 
program has been written to calculate correlation factors. It uses BASIC programming 
language and takes input data from device measurements (tr, YoH, VoL, Vth, etc.) and 
calculates K 0 , r O and tcorr· 
--,>c--·-
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A model of the OUT output is obtained from these measurements and calculations. 
Using this model and applying the manufacturer's specified load (9r simplified 
equivalent) the first time delay is obtained ( t4, Section 7). The ATE model is applied to 
the DUT model and another time delay is obtained (t5, S.ection 7). The cliff erence 
between these two times is the correlation factor (tcorr) and when applied to the actual 
ATE measurement, the measurement error is improved from 50% to less than 2%. 
I 
Figure 17 shows an equivalent circuit model that is used to represent the ATE load. 
The values shown are an average of the six devices. The models could be improved even 
II further by measuring a larger sample of devices. The "negative resistance" of the 
ATE-B model is due to test set resolution and accuracy. It would probably reduce to 
zero by testing a larger sample size. 
The following are comments which are a result of this experiment. 
1. Modeling of complex circu'itry is not necessary to obtain good correla-
tio.n factors. 
2. Test set and DUT boards vary, therefore a good model of the PEC for 
each test set is essential. 
3. To obtain good correlation factors the test system must have good 
measurement repeatability. 
-, 
4. A good test set calibration is important. A software calibration. is 
better than a hardware one. 
36 
5. A test system that averages many measurements is better than a sin-
gle measurement. 
6. Golden Units may be used to monitor shifts in the test set measure-
ment system, but a set of Golden Units for each device function and 
package type is not required. 
7. Active loads of the ATE have a significant effect on propagation delay. 
8. The values of RA and CP are significantly effected by test set resolu-
tion. For example: ATE-B has a resolution of 0.5ns. A change of 0.5ns 
in the first data point resulted in a change of RA by 7 11 and CP by 
33pF, which may have caused the negative resistance mentioned 
above. 
,-
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Proportionality Constant, K0 , 
for Values of DUT Output Rise Time 
Rise Time, tr 
(Sec) 
0.0 
0.1 
0.2 
0.3 
0.4 
0.5 
0.6 
0.7 
0.8 
0.9 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
20 
} -,:.·.r 
,;,•,,a 
To 
(Sec) 
0.0 
0.125 
0.25 
0.375 
0.5 
0.625 
0.75 
0.875 
1 
1.125 
1.25 
2.5 
3.75 
5 
6.25 
7.5 
8.75 
10 
11.25 
12.5 
25 
Table 1 
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Ko 
(---) 
I 
r. 
1.4427 
1.4413 
1.4373 
1.4306 
1.4214 
1.4097 
1.3957 
1.3796 
1.3615 
1.3417 
1.3203 
1.1348 
1.0638 
1.0323 
1.0167 
1.0089 
1.0047 
1.0025 
1.0014 
1.0008 
1.0000 
( 
' 
'~-..... 
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Propagation Delay ErrQrs 
(a) tPLH (ns) (Pin 13 to 12) 
Error(%) 
Device # Bench ATE-A ATE-B ATE-A ATE-B 
1 9.38 11.25 14.0 19.9 49.3 
2 8.98 10.47 13.0 16.6 44.8 
3 10.74 12.81 16.0 19.3 49.0 
4 8.98 10.00 13.5 11.4 50.3 
5 8.98 10.31 13.5 14.8 50.3 
6 8.98 10.15 13.5 13.0 50.3 
(b) tpHL ( ns) (Pin 13 to 12) 
Error(%) 
Device# Bench ATE-A ATE-B ATE-A ATE-B 
1 7.13 
2 6.48 
3 7.47 
4 6.25 
5 6.25 
6 6.25 
9.06 
8.44 
9.84 
7.97 
7.97 
7.97 
Table 2 
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9.0 27.1 26.2 
8.5 30.3 31.2 
9.5 31. 7 27.2 
8.5 27.5 36.0 
8.5 27.5 36.0 
8.5 27.5 36.0 -
··;..•. 
,, . 
'·, 
I 
'\ 
... -,,, 
,> 
/ 
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Test Method Characteristics 
Period 
Pulse Width 
Rise time 
Fall time 
V n., 
V ll-1 
vth 
loH 
loL 
RL 
CL 
* See Text 
Input Characteristics 
Bench ATE-A 
1 µs 2 µs 
500ns 1 µs 
6ns 5ns 
6ns 5ns 
0.8 V ov 
3V 3V 
1.3 V 1.3 V 
Other Characteristics 
Bench ATE-A 
- -
-
~ --· 
2 kn 2 kO 
15 pF 50 pF* 
Table 3 
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ATE-B 
1 ms 
1.84 µs 
8.2ns 
lOns 
ov 
3V 
1.3 V 
ATE-B 
0.4 mA 
8 mA 
-
40- 60 pF* 
. ·,t 
.. ' 
! r; 
I 
SPICE Simulation Results 
,,Parameter 
tpHL 
tr 
Average OUT 
Measurements SPICE 
9.34ns 10.0 
6.64ns 7.0 
23.3ns 22.2 
4.4ns 7 .0 
' 
Table 4 
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Error 
7% 
5.4% 
---
---
--..... -----~-·-----
/''•,, 
,' \ 
•I \ 
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Bench Test Data for Device # 1 
,, 
(a) Effects of Load Capacitance on Propagation Delay 
8 
15 
65 
115 
165 
215 
tPLH 
(ns) 
8.98 
9.38 
12.50 
14.45 
16.80 
18.17 
tpHI., 
(ns) 
5.78 
7.13 
13.28 
19.14 
22.85 
27.15 
tr 
(ns) 
22.85 
23.12 
18.79 
24.82 
27.84 
35.00 
I 
l 
tr 
(ns) 
3.60 
4.65 
11.04 
1.7 .59 
21.94 
26.93 
(b) Effects of Rise and Fall Time on Propagation Delay 
CL tr = tr tPLH 
illE.l (Input, ns) (ns) 
8 
8 
1 
·15 
8.50 
11.13 
tr tr tpHL 
(ns) (Output, ns) 
6.09 20.38 
5.37 23.05 
3.74 
4.01 
( c) Linear Regression of tPLH Data: (Im proved)* 
Data Correlation. 
Slope (r0 ) 
Intercept ( t 1) 
C (0) 
C (t 1) 
* See Text. 
99.28% 
. 45.30 n . 
. 8.98ns . 
. 
-198.18 pF • 
"O pF . 
• 
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(99.99%) 
(61.99 0) 
(8.47ns) 
(-136.6 pF) ·· 
(0 pF) .1 
J 'i I • 'i. 
I ' 
\ 
~ (.)° ··, 
1:, 
I, 
,,,./ 
i / 
' . 
', 
'· -\-
,' 
$ . 
' ' 
-------~--~------:--;---------::-----------------------
(' 
ATE-A Test Data for Device # 1 
( a) Test Data: 
0.0 
15.26 
57.1 
' ' 
99.6 
154.0 
222.0 
tPLH 
(ns) 
10.00 
12.19 
17.66 
23.28 
29.37 
38.28 
(b) Linear Regression of tPLH Data: (Improved)* 
Data Correlation 
'; 
Slope (r0 ) 
Intercept (t 1) 
C (0) 
C (t 1, bench) 
.. 
* See Text. 
99.96% 
. 126.22 n . 
• 10.27ns . 
. 
-81.37 pF . 
-10.24 pF 
Table 8 
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{99.98%) 
{133.43 f2) 
(10.07ns) 
(-75.44 pF) 
(-11.97 pF) 
I 
r 
ATE-B Test Data for Device # 1 
( a) Test Data: 
0.0 
15.26 
57 .1 
gQ.6 
154 
??? 
...... 
tPLH 
(ns) 
14.0 
14.5 
16.0 
18.0 
21.0 
22.5 
,1 
(b) Linear Regression of tPLH Data: (Improved)* 
Data Correlation 99.23% (99.70%) 
Slope (r0 ) 40.58 n (39.99 0) 
Intercept (t 1) 13. 96ns (13.91ns) 
C (0) "-343.98 pF {-347.7 pF) 
'O ,. ,. 
, .. 
C ( t 1, bench) -122.76 pF (-135. 96 pF) 
* See Text. 
Table 7 
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Propagation Delay Errors With and Without c·orrelation Factors 
Device # 
1 
') 
-
3 
4 
5 
6 
% Error 
Uncorrected 
ATE-A ATE-B 
19.9 49.3 
16.6 44.8 
19.3 49.0 
11.4 50.3 
14.8 50.3 
13.0 50.3 
tcorr ( ns) 
ATE-A ATE-B 
0.667 4.51 
0.327 4.58 
0.825 5.31 
0.240 4.18 
0.397 4.46 
0.289 4.51 
Table 8 
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% Error 
Corrected 
ATE-A ATE-B 
-0.50 1.17 
-·O. 97 -0.67 
1.44 -0.47 
1.67 -1.78 
1.70 0.67 
,k, 
1.12 0.11 
' ,, 
' ·• 
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